

CIS*3120: Digital Systems I

School of Computer Science

Winter, 2019

Instructor: G. Grewal
Office: 2208 Reynolds
Phone: x52630

Email: ggrewal@uoguelph.ca
Website: www.socs.uoguelph.ca/~ggrewal/

General Course Description

The objectives of this course are to develop skills in the design and analysis of digital logic components and circuits, to make students thoroughly familiar with the basics of gate-level circuit design starting from single gates and building up to complex systems, and to provide exposure to circuit design using a schematic entry based computer-aided design tool.

Course Content

Each line corresponds to roughly *one week* of the semester.

- Overview of digital logic design
- Logic gates, DeMorgan's Equivalent Forms, positive and negative logic
- Truth tables, SOP and POS expressions, Karnaugh maps, Quine-McCluskey method
- Arithmetic Circuits: adder, subtractor, carry-lookahead adder
- Generalized ALU design, combinational multiplier
- Steering Logic: multiplexers, de-multiplexers, decoders, encoders
- Comparators, parity generation/detection circuits
- Sequential logic: SR, D, latches, SR, D, JK, T, flip flops, registers
- Finite-State Machines; state minimization
- Up/down counters, ring counters
- Sequential multiplier (datapath and controller)
- Random-Access Memory (RAM): SRAM and DRAM
- Programmable Devices: PROMs, PALs, PLAs, and FPGAs

Textbook

Mano, M. and M. Ciletti (2015-2018). *Digital Design*, Pearson.

Lectures

There will be *three* lectures per week: MWF (10:30am – 11:20am) in CRSC 116. Due to the nature of the course material, most of the lecture material will be presented on the chalk board. Therefore, please make sure to attend class regularly. No online notes are available.

Homework

Homework problems will be assigned each Monday and will be due the following Monday at the beginning of class. Solutions will be made available the following week. Late assignments will not be accepted. However, your lowest assignment mark will be dropped when computing your final grade.

Laboratory Exercises

Each week you will be designing and simulating various digital circuits using *LogicWorks* – a Windows based software package. You are required to complete and receive a mark for each exercise during your scheduled two-hour weekly lab session. Late lab assignments will not be accepted. Also, you cannot move between lab sections. Therefore, it is strongly recommended that you prepare for each lab exercise before attending the lab.

Course Evaluation

Weight	Description
15%	Weekly Homework Assignments - <i>weighted equally</i> - <i>start January 7</i>
30%	Weekly Laboratory Exercises - <i>weighted equally</i> - <i>see lab schedule for dates</i>
30%	Test 1 (15%) - February 15 (in class) Test 2 (15%) - March 22 (in class)
25%	Final Exam

You must achieve a passing grade on the testing portion of the course (i.e., 27.5 out of 55) and on the lab portion of the course (i.e., 15 out of 30). If you fail to achieve a grade of at least 50% in either of these two cases, the highest final grade that you can achieve is 45%. In this case, a final grade which is greater than 45% will be reduced to 45%. A final grade of 45% or less will remain unchanged.

Graduate Teaching Assistant (GTA)

- Pavneet Kaur < pavneet@uoguelph.ca >

The GTA is responsible for marking in this course. All requests for re-grades must be made by email to the GTA within one week of a marked item being returned.

Advising Hours

Open-door policy; otherwise, please email me to request a specific time. Please do not send questions by email.

A Word of Caution

Needless to say, plagiarism in any form must be dealt with severely. Discussion with fellow students about problems is healthy. However, when answering questions do it yourself. Be original. All cases of academic misconduct are handled by the Dean, in conjunction with the Associate Director of the School. Successive infractions of misconduct affirmed by this process could have consequences as serious as expulsion from the University. *(It is your responsibility to acquaint yourself with the definitions and ramifications of academic misconduct as described in the university's undergraduate Calendar.)* The risks are sufficiently great that they are not worth taking. If you are having trouble, please see the teaching assistant or the instructor for help.

Lab Schedule for W19

	MON	TUE	WED	THR	FRI
JANUARY		1	2	3	4
	7	8	9	10	11
	14 Lab 1	15	16 Lab 1	17	18
	21 Lab 2	22	23 Lab 2	24	25
	28 Lab 3	29	30 Lab 3	31	1
FEBRUARY	4 Lab 4	5	6 Lab 4	7	8
	11 Lab 5	12	13 Lab 5	14	15 TEST 1
Winter Holiday	18 ☺	19 ☺	20 ☺	21 ☺	22 ☺
	25 Lab 6	26	27 Lab 6	28	1
MARCH	4 Lab 7	5	6 Lab 7	7	8
	11 Lab 8	12	13 Lab 8	14	15
	18 Lab 9	19	20 Lab 9	21	22 TEST 2
	25 Lab 10	26	27 Lab 10	28	29
APRIL	1 Lab 11	2	3 Lab 11	4	5 ☺ last class

Lab Times:

- Monday, 3:30pm – 5:20pm **Place:** THRN 2418
- Wednesday, 8:30am – 10:20am **Place:** THRN 2418